Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
89
Voted
PATMOS
2004
Springer
156
views
Modeling and Simulation
»
more
PATMOS 2004
»
Investigation of Low-Power Low-Voltage Circuit Techniques for a Hybrid Full-Adder Cell
15 years 8 months ago
Download
www.dice.ucl.ac.be
A full-adder implemented by combining branch-based logic and pass-gate logic is presented in this contribution. A comparison between this proposed full-adder (named BBL PT) and its...
Ilham Hassoune, Amaury Nève, Jean-Didier Le...
claim paper
Read More »