Sciweavers

ASPDAC
2005
ACM
87views Hardware» more  ASPDAC 2005»
15 years 3 months ago
Static power minimization in current-mode circuits
-We propose a method involvingselectivesignalgating to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current ...
M. S. Bhat, H. S. Jamadagni
55
Voted
VLSID
2005
IEEE
89views VLSI» more  VLSID 2005»
15 years 10 months ago
Power Optimization in Current Mode Circuits
We propose a method to minimize power dissipation in current-mode CMOS analog and multiple-valued logic (MVL) circuits employing a stack of current comparators. First, we present ...
M. S. Bhat, H. S. Jamadagni