Sciweavers

85
Voted
FPL
2007
Springer
98views Hardware» more  FPL 2007»
15 years 27 days ago
Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices
Reconfiguration time in dynamically-reconfigurable modular systems can severely limit application run-time compared to the critical path delay. In this paper we present a novel ...
Shannon Koh, Oliver Diessel