Sciweavers

32
Voted
ICCAD
2001
IEEE
128views Hardware» more  ICCAD 2001»
14 years 7 months ago
An Assembly-Level Execution-Time Model for Pipelined Architectures
The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter–instruction effects. Suc...
Giovanni Beltrame, Carlo Brandolese, William Forna...