Sciweavers

    DAC
    1999
    ACM
    179views Computer Architecture» more  DAC 1999»
    A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design
    16 years 4 months ago
    A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design
    Download  www-ise2.ist.osaka-u.ac.jp
    We propose a method for power optimization that considers glitch reduction by gate sizing based on the statistical estimation of glitch transitions. Our method reduces not only th...
    Masanori Hashimoto, Hidetoshi Onodera, Keikichi Ta...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.