Sciweavers

94
Voted
GLVLSI
2007
IEEE
151views VLSI» more  GLVLSI 2007»
15 years 21 days ago
Hand-in-hand verification of high-level synthesis
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...