Sciweavers

    ICCAD
    2009
    IEEE
    94views Hardware» more  ICCAD 2009»
    Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint
    15 years 28 days ago
    Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint
    Download  www.cse.cuhk.edu.hk
    We propose a layout-driven test-architecture design and optimization technique for core-based system-on-chips (SoCs) that are fabricated using three-dimensional (3D) integration. ...
    Li Jiang, Qiang Xu, Krishnendu Chakrabarty, T. M. ...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.