84
Voted
EURODAC
1995
IEEE
15 years 1 months ago
1995
IEEE
This paper describes an approach for VHDL-based communication and synchronization synthesis. This design step transforms a system level VHDL description into an RT-level descripti...