Sciweavers

    ISCAS
    2005
    IEEE
    138views Hardware» more  ISCAS 2005»
    A low spur fractional-N frequency synthesizer architecture
    15 years 8 months ago
    A low spur fractional-N frequency synthesizer architecture
    Download  web.engr.oregonstate.edu
    — A new architecture of a fractional-N phase-locked loop (PLL) frequency synthesizer is presented in this paper. The unique feature of the proposed frequency synthesizer is a loo...
    Volodymyr Kratyuk, Pavan Kumar Hanumolu, Un-Ku Moo...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.