106
Voted
ISVC
2007
Springer
15 years 9 months ago
2007
Springer
This paper presents a technique that allows test engineers to visually analyze and explore within memory chip test data. We represent the test results from a generation of chips al...