102
click to vote
IOLTS
2008
IEEE
15 years 9 months ago
2008
IEEE
An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. Most of the existing built-in self-repair solutions reuse IP-C...