Sciweavers

    DAC
    2004
    ACM
    84views Computer Architecture» more  DAC 2004»
    A timing-driven module-based chip design flow
    15 years 11 months ago
    A timing-driven module-based chip design flow
    Download  www.eecs.berkeley.edu
    A Module-Rased design flow for digital ICs with hard and sofl modules is presented. Versions of the sofl modules are implemented with different areddelay characteristics. The vers...
    Fan Mo, Robert K. Brayton
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.