Sciweavers

166
Voted
DAC
2009
ACM
16 years 2 days ago
Exploiting "architecture for verification" to streamline the verification process
A typical hardware development flow starts the verification process concurrently with RTL, but the overall schedule becomes limited by the effort required to complete all the nece...
Dave Whipp