130
Voted
GLVLSI
2007
IEEE
15 years 9 months ago
2007
IEEE
In this paper, we propose a new design methodology to assess the risk for side-channel attacks, more specifically timing analysis and simple power analysis, at an early design st...