Sciweavers

ISCA
2011
IEEE
273views Hardware» more  ISCA 2011»
12 years 10 months ago
Bypass and insertion algorithms for exclusive last-level caches
Inclusive last-level caches (LLCs) waste precious silicon estate due to cross-level replication of cache blocks. As the industry moves toward cache hierarchies with larger inner l...
Jayesh Gaur, Mainak Chaudhuri, Sreenivas Subramone...
WS
2005
ACM
13 years 12 months ago
A framework for MAC protocol misbehavior detection in wireless networks
The pervasiveness of wireless devices and the architectural organization of wireless networks in distributed communities, where no notion of trust can be assumed, are the main rea...
Svetlana Radosavac, John S. Baras, Iordanis Koutso...
APCSAC
2007
IEEE
14 years 22 days ago
Implicit Transactional Memory in Kilo-Instruction Multiprocessors
Although they have been the main server technology for many years, multiprocessors are undergoing a renaissance due to multi-core chips and the attractive scalability properties of...
Marco Galluzzi, Enrique Vallejo, Adrián Cri...