100
click to vote
DATE
2006
IEEE
15 years 9 months ago
2006
IEEE
— We present a probabilistic fault model that allows any number of gates in an integrated circuit to fail probabilistically. Tests for this fault model, determined using the theo...