Sciweavers

    ISCAS
    2006
    IEEE
    95views Hardware» more  ISCAS 2006»
    Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking
    15 years 9 months ago
    Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking
    Download  www.eecs.umich.edu
    —A low-latency, HDL-synthesizable dynamic clock frequency controller is presented as a time-efficient alternative to full-custom implementations. Frequency division of a fully in...
    Robert M. Senger, Eric D. Marsman, Gordy A. Carich...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.