94
Voted
ARITH
2007
IEEE
15 years 10 months ago
2007
IEEE
This paper presents the detailed design of the ARM VFP11 Divide and Square Root synthesisable macrocell. The macrocell was designed using the minimum-redundancy radix-4 SRT digit ...