Sciweavers

80
Voted
ISQED
2010
IEEE
123views Hardware» more  ISQED 2010»
15 years 5 days ago
Yield-constrained digital circuit sizing via sequential geometric programming
Circuit design under process variation can be formulated mathematically as a robust optimization problem with a yield constraint. Existing methods force designers to either resort...
Yu Ben, Laurent El Ghaoui, Kameshwar Poolla, Costa...