Sciweavers

75
Voted
ASYNC
2005
IEEE
132views Hardware» more  ASYNC 2005»
15 years 2 months ago
High Level Synthesis of Timed Asynchronous Circuits
This paper proposes applying a logic synthesis approach to high level synthesis from SpecC specifications to timed asynchronous gate-level circuits. The state-based logic synthes...
Tomohiro Yoneda, Atsushi Matsumoto, Manabu Kato, C...