Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
104
Voted
ISMVL
2007
IEEE
106
views
Hardware
»
more
ISMVL 2007
»
Fast Addition Using Balanced Ternary Counters Designed with CMOS Semi-Floating Gate Devices
15 years 9 months ago
Download
folk.uio.no
This paper presents ternary counters using balanced ternary notation. The balanced ternary counters can replace binary full adders or counters in fast adder structures. The circui...
Henning Gundersen, Yngvar Berg
claim paper
Read More »