Sciweavers

    123
    Voted
    CSREAESA
    2006
    113views Embedded Systems» more  CSREAESA 2006»
    Power Optimization of Interconnection Networks for Transport Triggered Architecture
    15 years 4 months ago
    Power Optimization of Interconnection Networks for Transport Triggered Architecture
    Download  ww1.ucmss.com
    Transport triggered architecture (TTA) has been shown to provide an efficient way to design application specific instruction set processors. However, the interconnection network of...
    Xue-mi Zhao, Zhiying Wang
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.