140
click to vote
INFORMATICALT
1998
15 years 2 months ago
1998
This paper describes a method how to represent and build a reusable VHDL component. By that component we can, for example, describe a family of the relative VHDL models. To represe...