A new state assignment technique for testing and low power

13 years 9 months ago

Download web.cecs.pdx.edu

In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The length and number of feedback cycles are reduced with minimal switching activity on the state variables. Experiment shows significant improvement in power dissipation and testabilities for benchmark circuits. Categories and Subject Descriptors B.8.1 [Performance and Reliability]: Reliability, Testing and Fault-Tolerance. J.6 [Computer-Aided Engineering]: Computer-aided design (CAD) General Terms Algorithm, Logic Synthesis, Design. Keywords State Encoding, Fault Coverage, Low power, Scan design.

Sungju Park, Sangwook Cho, Seiyang Yang, Maciej J.

Real-time Traffic

Computer Architecture | DAC 2004 | Minimal Switching Activity | Shows Significant Improvement | State Assignment Technique |

claim paper

» Low power sequential circuit design by using priority encoding and clock gating

» First Level Hold A Novel LowOverhead Delay Fault Testing Technique

» Test Strategies for Low Power Devices

» ATPG for Heat Dissipation Minimization During Scan Testing

» Wide temperature spectrum low leakage dynamic circuit technique for sub65nm CMOS technolog...

» Low Power MixedMode BIST Based on Mask Pattern Generation Using Dual LFSR ReSeeding

» FSM decomposition by direct circuit manipulation applied to low power design

» Integrating Scan Design and Soft Error Correction in LowPower Applications

Post Info
More Details (n/a)

Added	30 Jun 2010
Updated	30 Jun 2010
Type	Conference
Year	2004
Where	DAC
Authors	Sungju Park, Sangwook Cho, Seiyang Yang, Maciej J. Ciesielski

Comments (0)

Sciweavers

A new state assignment technique for testing and low power

Computer Architecture | DAC 2004 | Minimal Switching Activity | Shows Significant Improvement | State Assignment Technique |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers