Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

DATE
2002
IEEE

favoriteEmaildiscussreport

63views Hardware» more DATE 2002»

An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs

13 years 9 months ago

An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs

Download www.ics.uci.edu

Ashok Halambi, Aviral Shrivastava, Partha Biswas,

Real-time Traffic

DATE 2002 | Hardware |

claim paper

Related Content

» A postcompilation register reassignment technique for improving hamming distance code comp...

» BitmaskBased Code Compression for Embedded Systems

» Adapting compilation techniques to enhance the packing of instructions into registers

» Reducing pressure in bounded DBT code caches

» Binary translation to improve energy efficiency through postpass register reallocation

» Techniques for Optimizing CORBA Middleware for Distributed Embedded Systems

» Effective Exploitation of a Zero Overhead Loop Buffer

» Adaptive object code compression

» Providing time and space efficient procedure calls for asynchronous software thread integr...

Post Info
More Details (n/a)

Added	14 Jul 2010
Updated	14 Jul 2010
Type	Conference
Year	2002
Where	DATE
Authors	Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil D. Dutt, Alexandru Nicolau

Comments (0)