Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ASAP
2000
IEEE

favoriteEmaildiscussreport

96views Hardware» more ASAP 2000»

High-Level Synthesis of Nonprogrammable Hardware Accelerators

13 years 9 months ago

High-Level Synthesis of Nonprogrammable Hardware Accelerators

Download www.hpl.hp.com

Robert Schreiber, Shail Aditya, B. Ramakrishna Rau

Real-time Traffic

ASAP 2000 | Hardware |

claim paper

Related Content

» PICONPA HighLevel Synthesis of Nonprogrammable Hardware Accelerators

» Accelerating Speculative Execution in HighLevel Synthesis with Cancel Tokens

» Bridging the computation gap between programmable processors and hardwired accelerators

» Synthesis of Platform Architectures from OpenCL Programs

» A Model for Hardware Realization of Kernel Loops

» Multilevel Granularity Parallelism Synthesis on FPGAs

» Binary Synthesis with multiple memory banks targeting array references

» Application Acceleration with the Explicitly Parallel Operations System the EPOS Processo...

» Highlevel synthesis under IO Timing and Memory constraints

Post Info
More Details (n/a)

Added	30 Jul 2010
Updated	30 Jul 2010
Type	Conference
Year	2000
Where	ASAP
Authors	Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott A. Mahlke, Santosh G. Abraham, Greg Snider

Comments (0)