Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ASPDAC
1999
ACM

favoriteEmaildiscussreport

85views Hardware» more ASPDAC 1999»

An Efficient Two-Level Partitioning Algorithm for VLSI Circuits

13 years 9 months ago

An Efficient Two-Level Partitioning Algorithm for VLSI Circuits

Download rendylu.iis.sinica.edu.tw

Jong-Sheng Cherng, Sao-Jie Chen, Chia-Chun Tsai, J

Real-time Traffic

ASPDAC 1999 | Hardware |

claim paper

Related Content

» An Efficient Iterative Improvement Technique for VLSI Circuit Partitioning Using Hybrid Bu...

» Multiway VLSI circuit partitioning based on dual net representation

» Evolutionary algorithms for VLSI multiobjective netlist partitioning

» Efficient Exact TwoLevel HazardFree Logic Minimization

» Contact merging algorithm for efficient substrate noise analysis in large scale circuits

» 3DVia Driven Partitioning for 3D VLSI Integrated Circuits

» Implementation of Concurrent Checking Circuits by Independent Subcircuits

» On equivalence checking and logic synthesis of circuits with a common specification

» Multilevel Hypergraph Partitioning Application in VLSI Domain

Post Info
More Details (n/a)

Added	02 Aug 2010
Updated	02 Aug 2010
Type	Conference
Year	1999
Where	ASPDAC
Authors	Jong-Sheng Cherng, Sao-Jie Chen, Chia-Chun Tsai, Jan-Ming Ho

Comments (0)