Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

ISLPED
1997
ACM

favoriteEmaildiscussreport

86views Hardware» more ISLPED 1997»

Device and technology optimizations for low power design in deep sub-micron regime

13 years 8 months ago

Device and technology optimizations for low power design in deep sub-micron regime

Download www.cs.berkeley.edu

Kai Chen 0002, Chenming Hu

Real-time Traffic

Hardware | ISLPED 1997 |

claim paper

Related Content

» A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology

» A practical CAD technique for reducing powerground noise in DSM circuits

» On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design

» Fully depleted CMOSSOI device design guidelines for low power applications

» Hardware speech recognition for user interfaces in low cost low power devices

» Leakage Minimization of SRAM Cells in a DualVt and DualTox Technology

» Design and Implementation of LowArea and LowPower AES Encryption Hardware Core

» Subthreshold logical effort a systematic framework for optimal subthreshold device sizing

» A Novel VariationTolerant Keeper Architecture for HighPerformance LowPower Wide FanIn Dyna...

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	ISLPED
Authors	Kai Chen 0002, Chenming Hu

Comments (0)