Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

VLSID
1994
IEEE

favoriteEmaildiscussreport

124views VLSI» more VLSID 1994»

ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis

13 years 8 months ago

ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis

Download www.cs.kent.edu

In this paper, we present a formal analysis of the constraints of the scheduling problem, and evaluate the structure of the scheduling polytope described by those constraints. Polyhedral theory and duality theory are used to demonstrate that e cient solutions of the scheduling problem can be expected from a carefully formulated integer linear program ILP. Furthermore, we present an algorithm to lower bound the resource requirement of the time-constrained scheduling problem that enables us to solve the ILP more e ciently.

Samit Chaudhuri, Robert A. Walker

Real-time Traffic

Scheduling Polytope | Scheduling Problem | Time-constrained Scheduling Problem | VLSI | VLSID 1994 |

claim paper

Related Content

» Scheduling and Binding Algorithms for HighLevel Synthesis

» Target Architecture Oriented HighLevel Synthesis for MultiFPGA Based Emulation

» Energy Efficient Scheduling for Datapath Synthesis

» A Variation Aware High Level Synthesis Framework

» Memory Aware HighLevel Synthesis for Embedded Systems

» PowerManageable Scheduling Technique for Control Dominated HighLevel Synthesis

» Design Space Exploration in System Level Synthesis under Memory Constraints

» On multiplevoltage highlevel synthesis using algorithmic transformations

» Transient Power Management Through High Level Synthesis

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	VLSID
Authors	Samit Chaudhuri, Robert A. Walker

Comments (0)