Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

DAC
1994
ACM

favoriteEmaildiscussreport

81views Computer Architecture» more DAC 1994»

RC Interconnect Optimization Under the Elmore Delay Model

13 years 8 months ago

RC Interconnect Optimization Under the Elmore Delay Model

Download www.ece.umn.edu

An e cient solution to the wire sizing problem WSP usingthe Elmoredelaymodelisproposed. Two formulations of the problem are put forth: in the rst, the minimum interconnect delay is sought, while in the second, we minimize the net delay under delay constraints at the leaf nodes; previous approaches solve only the former problem. Theoretical results on these problems are proved, and a sensitivity-based algorithm is devised. It is shown experimentally that the second formulation provides signi cantly better engineering solutions.

Sachin S. Sapatnekar

Real-time Traffic

Computer Architecture | DAC 1994 | Delay Constraints | Minimum Interconnect Delay | Wire Sizing Problem |

claim paper

Related Content

» SpecBased Repeater Insertion and Wire Sizing for Onchip Interconnect

» Selfheatingaware optimal wire sizing under Elmore delay model

» Fitted Elmore Delay A Simple and Accurate Interconnect Delay Model

» Analytical delay models for VLSI interconnects under ramp input

» Optimal shape function for a bidirectional wire under Elmore delay model

» Optimal nonuniform wiresizing under the Elmore delay model

» Simultaneous Wire Sizing and Wire Spacing in PostLayout Performance Optimization

» Optimizing dominant time constant in RC circuits

» Provisioning OnChip Networks under Buffered RC Interconnect Delay Variations

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	DAC
Authors	Sachin S. Sapatnekar

Comments (0)