Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

TC
2002

favoriteEmaildiscussreport

85views Information Technology» more TC 2002»

Test Bus Sizing for System-on-a-Chip

13 years 4 months ago

Test Bus Sizing for System-on-a-Chip

Download people.ee.duke.edu

Vikram Iyengar, Krishnendu Chakrabarty

Real-time Traffic

Information Technology | TC 2002 | Test Access | Test Bus | Test Data |

claim paper

Related Content

» PowerConstrained SOC Test Schedules through Utilization of Functional Buses

» Evolving cooperative behavior in a power market

» Scalable Memory Hierarchies for Embedded Manycore Systems

» Interface synthesis for heterogeneous multicore systems from transaction level models

» Vicis a reliable network for unreliable silicon

» The Topological and Electrical Structure of Power Grids

Post Info
More Details (n/a)

Added	23 Dec 2010
Updated	23 Dec 2010
Type	Journal
Year	2002
Where	TC
Authors	Vikram Iyengar, Krishnendu Chakrabarty

Comments (0)