Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

VLSID
2006
IEEE

favoriteEmaildiscussreport

111views VLSI» more VLSID 2006»

An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip

14 years 5 months ago

An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip

Download otc.rutgers.edu

Hari Vijay Venkatanarayanan, Michael L. Bushnell

Real-time Traffic

Computer Architecture | Efficient Mixed-Signal Test | VLSID 2006 |

claim paper

Related Content

» An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults

» A Ring Architecture Strategy for BIST Test Pattern Generation

» Improving Testing of Enterprise Systems by ModelBased Testing on Graphical User Interfaces

» An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems

» Protein alignment algorithms with an efficient backtracking routine on multiple GPUs

» Optimization of a Busbased Test Data Transportation Mechanism in SystemonChip

» Selecting PowerOptimal SBST Routines for OnLine Processor Testing

» Implementation of a FIR Filter on a Partial Reconfigurable Platform

» A Viterbi decoder architecture for a standardagile and reprogrammable transceiver

Post Info
More Details (n/a)

Added	01 Dec 2009
Updated	01 Dec 2009
Type	Conference
Year	2006
Where	VLSID
Authors	Hari Vijay Venkatanarayanan, Michael L. Bushnell

Comments (0)