Sciweavers

Share
ATS
1998
IEEE

A Ring Architecture Strategy for BIST Test Pattern Generation

9 years 6 months ago
A Ring Architecture Strategy for BIST Test Pattern Generation
This paper presents a new effective Built-In Self Test (BIST) scheme that achieves 100% fault coverage with low area overhead, and without any modification of the circuit under test (CUT), i.e., no test point insertion. The set of patterns generated by a pseudo-random pattern generator, e.g. a Linear Feedback Shift Register (LFSR), is transformed into a new set of patterns that provides the desired fault coverage. To transform these patterns, a ring architecture composed by a set of masks is used. During on-chip test pattern generation, each mask is successively selected to map the original pattern sequence into a new test sequence. We describe an efficient algorithm that constructs a ring of masks from the test cubes provided by an automatic test pattern generator (ATPG) tool. Moreover, we show that rings of masks are implemented very easily at low silicon area cost, without requiring any logic synthesis tool; a combinational mapping logic corresponding to the masks is placed between ...
Christophe Fagot, Olivier Gascuel, Patrick Girard,
Added 04 Aug 2010
Updated 04 Aug 2010
Type Conference
Year 1998
Where ATS
Authors Christophe Fagot, Olivier Gascuel, Patrick Girard, Christian Landrault
Comments (0)
books