Carbon nanotube transistor circuits: models and tools for design and performance optimization

14 years 1 months ago

Download www.cecs.uci.edu

In this paper, we describe the development of device models and tools for the design of new transistors such as the carbon nanotube transistor. An HSPICE model for enhancement mode nanotube transistor has been developed. It can be used for design of nanotube transistor circuits as well as to study performance benefits of the new transistor. A model of the carbon nanotube transistor with Schottky barrier is presented. The model enables device design and performance optimization.

H.-S. Philip Wong, Jie Deng, Arash Hazeghi, Tejas

Real-time Traffic

Carbon Nanotube Transistor | Hardware | ICCAD 2006 | Mode Nanotube Transistor | Nanotube Transistor Circuits |

claim paper

» Analysis and implications of parasitic and screening effects on the highfrequencyRF perfor...

» Programmable logic circuits based on ambipolar CNFET

» Carbon nanotube correlation promising opportunity for CNFET circuit yield enhancement

» Semianalytical model for schottkybarrier carbon nanotube and graphene nanoribbon transisto...

» ALLCN An Automatic LogictoLayout Tool for Carbon Nanotube Based Nanotechnology

» Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simul...

» Imperfectionimmune VLSI logic circuits using Carbon Nanotube Field Effect Transistors

» Carbon nanotube circuits Living with imperfections and variations

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2006
Where	ICCAD
Authors	H.-S. Philip Wong, Jie Deng, Arash Hazeghi, Tejas Krishnamohan, Gordon C. Wan

Comments (0)

Sciweavers

Carbon nanotube transistor circuits: models and tools for design and performance optimization

Carbon Nanotube Transistor | Hardware | ICCAD 2006 | Mode Nanotube Transistor | Nanotube Transistor Circuits |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers