Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

24

ISVLSI
2008
IEEE

favoriteEmaildiscussreport

191views VLSI» more ISVLSI 2008»

NoC Power Estimation at the RTL Abstraction Level

13 years 11 months ago

NoC Power Estimation at the RTL Abstraction Level

Download www.inf.pucrs.br

Guilherme Guindani, Cezar Reinbrecht, Thiago Raupp

Real-time Traffic

ISVLSI 2008 | VLSI |

claim paper

Related Content

» Scalable mpNoC for massively parallel systems Design and implementation on FPGA

» RTL Power Optimization with GateLevel Accuracy

» Power estimation for cycleaccurate functional descriptions of hardware

» Registertransfer level estimation techniques for switching activity and power consumption

» Probabilistic BottomUp RTL Power Estimation

» HermesGLP A GALS Network on Chip Router with Power Control Techniques

» Robust RTL power macromodels

» Towards a highlevel power estimation capability

» A high level SoC power estimation based on IP modeling

Post Info
More Details (n/a)

Added	31 May 2010
Updated	31 May 2010
Type	Conference
Year	2008
Where	ISVLSI
Authors	Guilherme Guindani, Cezar Reinbrecht, Thiago Raupp, Ney Calazans, Fernando Gehm Moraes

Comments (0)