Impact of strain on the design of low-power high-speed circuits

13 years 10 months ago

Download eprints.ecs.soton.ac.uk

- In this article, we explore the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. Emphasis has been given on the evaluation of noise characteristics and low-power performance along with the delay characteristics under different channel straining conditions. An inverter circuit has been used for performance evaluation through simulation where the device simulator is calibrated with experimental device data. The result shows a great promise for s-Si technology in digital applications which require high throughput and low power.

H. Ramakrishnan, K. Maharatna, S. Chattopadhyay, A

Real-time Traffic

Channel Straining Conditions | Circuit Performance | ISCAS 2007 | Low-power Performance |

claim paper

» LowPower HighSpeed CMOS VLSI Design

» Novel Architectures for HighSpeed and LowPower 32 42 and 52 Compressors

» Low power synthesis of dynamic logic circuits using finegrained clock gating

» Automated Phase Assignment for the Synthesis of Low Power Domino Circuits

» Low power circuit design based on heterojunction tunneling transistors HETTs

» Evolution of low power electronics and its future applications

» Architecture and Design of a High Performance SRAM for SOC Design

» Razor A LowPower Pipeline Based on CircuitLevel Timing Speculation

Post Info
More Details (n/a)

Added	04 Jun 2010
Updated	04 Jun 2010
Type	Conference
Year	2007
Where	ISCAS
Authors	H. Ramakrishnan, K. Maharatna, S. Chattopadhyay, A. Yakovlev

Comments (0)

Sciweavers

Impact of strain on the design of low-power high-speed circuits

Channel Straining Conditions | Circuit Performance | ISCAS 2007 | Low-power Performance |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers