An Accurate Interconnection Length Estimation for Computer Logic

13 years 8 months ago

Download escher.elis.ugent.be

Important layout properties of electronic designs include space requirements and interconnection lengths. A reliable interconnection length estimation is essential for improving placement and routing techniques. Donath found an upper bound for the average interconnection length that follows the trends of experimentally obtained average lengths [2]. Yet, this upper bound deviates from the experimentally obtained value by a factor

Dirk Stroobandt, Herwig Van Marck, Jan Van Campenh

Real-time Traffic

GLVLSI 1996 | Interconnection Length | Interconnection Length Estimation | Upper Bound | VLSI |

claim paper

» Improved Effective Capacitance Computations for Use in Logic and Layout Optimization

» Petri net modeling of gate and interconnect delays for power estimation

» A Highlevel Interconnect Power Model for Design Space Exploration

» Analysis of onchip inductance effects for distributed RLC interconnects

» Fast estimation of the partitioning rent characteristic using a recursive partitioning mod...

» Accurate Area and Delay Estimators for FPGAs

» Fitted Elmore Delay A Simple and Accurate Interconnect Delay Model

» Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	GLVLSI
Authors	Dirk Stroobandt, Herwig Van Marck, Jan Van Campenhout

Comments (0)

Sciweavers

An Accurate Interconnection Length Estimation for Computer Logic

GLVLSI 1996 | Interconnection Length | Interconnection Length Estimation | Upper Bound | VLSI |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers