Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

GLVLSI
2003
IEEE

favoriteEmaildiscussreport

139views VLSI» more GLVLSI 2003»

Bounding the efforts on congestion optimization for physical synthesis

13 years 9 months ago

Bounding the efforts on congestion optimization for physical synthesis

Download www.cecs.uci.edu

Davide Pandini, Lawrence T. Pileggi, Andrzej J. St

Real-time Traffic

GLVLSI 2003 | VLSI |

claim paper

Related Content

» Safe Delay Optimization for Physical Synthesis

» SafeResynth A new technique for physical synthesis

» On whitespace and stability in physical synthesis

» On Whitespace and Stability in MixedSize Placement and Physical Synthesis

» Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs

» Probabilistic Congestion Prediction with Partial Blockages

» Design of Logical Topologies A Linear Formulation for Wavelength Routed Optical Networks w...

» Transformational Placement and Synthesis

» Simultaneous Scheduling Binding and Layer Assignment for Synthesis of Vertically Integrate...

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	GLVLSI
Authors	Davide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas

Comments (0)