Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

ISVLSI
2002
IEEE

favoriteEmaildiscussreport

105views VLSI» more ISVLSI 2002»

Datapath Scheduling using Dynamic Frequency Clocking

13 years 9 months ago

Datapath Scheduling using Dynamic Frequency Clocking

Download www.cse.unt.edu

Saraju P. Mohanty, N. Ranganathan, Vamsi Krishna

Real-time Traffic

ISVLSI 2002 | VLSI |

claim paper

Related Content

» Energy Efficient Scheduling for Datapath Synthesis

» Power Fluctuation Minimization During Behavioral Synthesis using ILPBased Datapath Schedul...

» Simultaneous peak and average power minimization during datapath scheduling for DSP proces...

» A Framework for Energy and Transient Power Reduction during Behavioral Synthesis

» On pipelining dynamic instruction scheduling logic

» Lowoverhead circuit synthesis for temperature adaptation using dynamic voltage scheduling

» Exploring highspeed lowpower hybrid arithmetic units at scaled supply and adaptive clockst...

» Optimal Clock Skew Scheduling Tolerant to Process Variations

» A Novel DataPath for Accelerating DSP Kernels

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISVLSI
Authors	Saraju P. Mohanty, N. Ranganathan, Vamsi Krishna

Comments (0)