Design automation of self checking circuits

In this paper we explain the steps of the CAD tools developed for self checking circuits. The CAD tools developed are used to design Strongly Fault Secure, Strongly Code Disjoint (SFS/SCD) and Totally Self Checking, Code Disjoint (TSC/CD) circuits. Self checking combinatorial and sequential synchronous circuits including shift registers, counters, adders and checkers are designed, using these tools. The output of these CAD tools is given in structural level VHDL which can be synthesized via commercial tools. Key words: Design Automation, CAD, Totally Self Checking Circuits, Strongly Fault Secure Circuits, VHDL.

• Type: Conference
• Year: 1994
• Where: EURODAC
• Authors: Sayed Mohammad Kia, Sri Parameswaran
• Keywords: CAD Tools, Code Disjoint, EURODAC 1994, Self, VHDL