Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

14

VTS
1996
IEEE

favoriteEmaildiscussreport

75views Hardware» more VTS 1996»

A new test pattern generation method for delay fault testing

13 years 9 months ago

A new test pattern generation method for delay fault testing

Download www.lirmm.fr

S. Cremoux, Christophe Fagot, Patrick Girard, Chri

Real-time Traffic

Hardware | VTS 1996 |

claim paper

Related Content

» Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC D...

» A dynamic test compaction procedure for highquality path delay testing

» On the generation of pseudodeterministic twopatterns test sequence with LFSRs

» RESIST a recursive test pattern generation algorithm for path delay faults

» TestQualityCost Optimization Using OutputDeviationBased Reordering of Test Patterns

» Path delay test compaction with process variation tolerance

» BiTeS a BDD based test pattern generator for strong robust path delay faults

» Test Pattern Generator for Delay Faults

» Warning Launch off Shift Tests for Delay Faults May Contribute to Test Escapes

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	VTS
Authors	S. Cremoux, Christophe Fagot, Patrick Girard, Christian Landrault, Serge Pravossoudovitch

Comments (0)