Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

14

ASPDAC
2000
ACM

favoriteEmaildiscussreport

96views Hardware» more ASPDAC 2000»

A programmable built-in self-test core for embedded memories

13 years 8 months ago

A programmable built-in self-test core for embedded memories

Download www.cs.york.ac.uk

Testing embedded memories is becoming an industry-wide concern with the advent of deep-submicron technology and system-on-chip applications. We present a prototype chip for a programmable built-in self-test (BIST) design that is used for testing embedded memories, especially DRAMs. The BIST chip supports various memory test algorithms by a novel controller and sequencer design. The area of the core circuit is about 1, 020

Chih-Tsun Huang, Jing-Reng Huang, Cheng-Wen Wu

Real-time Traffic

ASPDAC 2000 | BIST Chip | Hardware | Programmable Built-in Self-test | Testing Embedded Memories |

claim paper

Related Content

» Soft Core Embedded Processor Based BuiltIn SelfTest of FPGAs

» BuiltIn SelfTest of Embedded SEU Detection Cores in Virtex4 and Virtex5 FPGAs

» Embedded Processor Based BuiltIn SelfTest and Diagnosis of Logic and Memory Resources in F...

» On Programmable Memory BuiltIn Self Test Architectures

» A ProcessorBased BuiltIn SelfRepair Design for Embedded Memories

» BISD Scanbased BuiltIn selfdiagnosis

» Builtin SelfTest for Memory Resources in Virtex4 Field Programmable Gate Arrays

» Embedded Processor Based Fault Injection and SEU Emulation for FPGAs

» A BuiltIn SelfRepair Scheme for Semiconductor Memories with 2D Redundancy

» Embedded SoftwareBased SelfTest for Programmable CoreBased Designs

Post Info
More Details (n/a)

Added	24 Aug 2010
Updated	24 Aug 2010
Type	Conference
Year	2000
Where	ASPDAC
Authors	Chih-Tsun Huang, Jing-Reng Huang, Cheng-Wen Wu

Comments (0)