Sciweavers

Share
VLSID
2007
IEEE

Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model

10 years 2 months ago
Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model
Accurate electrical masking modeling represents a significant challenge in soft error rate analysis for combinational logic circuits. In this paper, we use table lookup MOSFET models to accurately capture the nonlinear properties of submicron MOS transistors. Based on these models, we propose and validate the transient pulse generation model and propagation model for soft error rate analysis. The pulse generated by our pulse generation model matches well with that of HSPICE simulation, and the pulse propagation model provides nearly one order of magnitude improvement in accuracy over the previous models. Using these two models, we propose an accurate and efficient block-based soft error rate analysis method for combinational logic circuits.
Feng Wang 0004, Yuan Xie, R. Rajaraman, Balaji Vai
Added 30 Nov 2009
Updated 30 Nov 2009
Type Conference
Year 2007
Where VLSID
Authors Feng Wang 0004, Yuan Xie, R. Rajaraman, Balaji Vaidyanathan
Comments (0)
books