Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

DAC
2003
ACM

favoriteEmaildiscussreport

127views Computer Architecture» more DAC 2003»

Statistical timing for parametric yield prediction of digital integrated circuits

14 years 5 months ago

Statistical timing for parametric yield prediction of digital integrated circuits

Download www.research.ibm.com

Jochen A. G. Jess, K. Kalafala, Srinath R. Naidu,

Real-time Traffic

DAC 2003 | Design Automation | Parametric Yield Prediction |

claim paper

Related Content

» Death taxes and failing chips

» Statistical timing analysis based on a timing yield model

» Parametric yield in FPGAs due to withindie delay variations a quantitative analysis

» Parametric yield estimation considering leakage variability

» Criticality computation in parameterized statistical timing

» Optimization techniques for highperformance digital circuits

» Unified Challenges in NanoCMOS HighLevel Synthesis

» Path Delay Estimation using Power Supply Transient Signals A Comparative Study using Fouri...

» ManufacturingAware Physical Design

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2003
Where	DAC
Authors	Jochen A. G. Jess, K. Kalafala, Srinath R. Naidu, Ralph H. J. M. Otten, Chandramouli Visweswariah

Comments (0)