Sciweavers

Share
DELTA
2008
IEEE

Testing of a Highly Reconfigurable Processor Core for Dependable Data Streaming Applications

9 years 1 months ago
Testing of a Highly Reconfigurable Processor Core for Dependable Data Streaming Applications
The advances of CMOS technology towards 45 nm, the high costs of ASIC design, power limitations and fast changing application requirements have stimulated the usage of highly reconfigurable multiprocessor-cores SoCs. These processing cores within the SoC can be subsequently connected with each other by a communication-centric NoC, thereby reducing data-traffic problems. The (repetitive) multi-processorcores feature inside these SoCs, the programmable routing via NoC, as well as the repetitive hardware in the cores themselves provides new opportunities for efficient testing at different hierarchical levels. These opportunities, and the inserted DfT, test vectors and coverage can be subsequently applied for enhancing the dependability of SoCs as well as these cores via self-repair. As examples of new opportunities we introduce the feedback loop and KGC concept for enhancing diagnosis and reducing external communication respectively. The self-repair can be done either by rerouting of unu...
Hans G. Kerkhoff, Jarkko J. M. Huijts
Added 29 May 2010
Updated 29 May 2010
Type Conference
Year 2008
Where DELTA
Authors Hans G. Kerkhoff, Jarkko J. M. Huijts
Comments (0)
books