Sciweavers

13 search results - page 2 / 3
» 3dic 2009
Sort
View
3DIC
2009
IEEE
120views Hardware» more  3DIC 2009»
14 years 8 days ago
Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh
—The physical performance of a 3-Dimensional Network-on-Chip (NoC) mesh architecture employing Through Silicon Vias (TSV) for vertical connectivity is investigated with a cycle-a...
Matt Grange, Awet Yemane Weldezion, Dinesh Pamunuw...
3DIC
2009
IEEE
146views Hardware» more  3DIC 2009»
14 years 8 days ago
A routerless system level interconnection network for 3D integrated systems
- This paper describes a new architectural paradigm for fully connected, single-hop system level interconnection networks. The architecture is scalable enough to meet the needs of ...
Kelli Ireland, Donald M. Chiarulli, Steven P. Levi...
3DIC
2009
IEEE
178views Hardware» more  3DIC 2009»
13 years 8 months ago
Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs
This paper presents an analysis and comparison between synchronous and delay-insensitive asynchronous logic circuits on thermal distributions for investigating novel solutions to t...
Brent Hollosi, Tao Zhang, Ravi Sankar Parameswaran...
3DIC
2009
IEEE
184views Hardware» more  3DIC 2009»
14 years 8 days ago
Architectural evaluation of 3D stacked RRAM caches
The first memristor, originally theorized by Dr. Leon Chua in 1971, was identified by a team at HP Labs in 2008. This new fundamental circuit element is unique in that its resis...
Dean L. Lewis, HsienHsin S. Lee
3DIC
2009
IEEE
279views Hardware» more  3DIC 2009»
14 years 8 days ago
Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits
Abstract—Modeling parasitic parameters of Through-SiliconVia (TSV) structures is essential in exploring electrical characteristics such as delay and signal integrity (SI) of circ...
Roshan Weerasekera, Matt Grange, Dinesh Pamunuwa, ...