Sciweavers

36 search results - page 1 / 8
» A Comparative Study on Dicing of Multiple Project Wafers
Sort
View
ISVLSI
2005
IEEE
100views VLSI» more  ISVLSI 2005»
13 years 11 months ago
A Comparative Study on Dicing of Multiple Project Wafers
This paper carries out a comparative study on the methods of dicing multi-project wafers (MPW). Our dicing method results in using 40% fewer wafers both for low and high volume pr...
Meng-Chiou Wu, Rung-Bin Lin
ISQED
2005
IEEE
76views Hardware» more  ISQED 2005»
13 years 11 months ago
Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers
Multi-project wafer having several chips placed on the same reticle to lower mask cost is key to low-volume IC fabrication. In this paper1 , we proposed two MILP models for simult...
Meng-Chiou Wu, Rung-Bin Lin
ASPDAC
2006
ACM
104views Hardware» more  ASPDAC 2006»
13 years 11 months ago
A multi-technology-process reticle floorplanner and wafer dicing planner for multi-project wafers
—As the VLSI manufacturing technology advances into the deep sub-micron(DSM) era, the mask cost can reach one or two million dollars. Multiple project wafers (MPW) which put diï¬...
Chien-Chang Chen, Wai-Kei Mak
ISCAS
2005
IEEE
123views Hardware» more  ISCAS 2005»
13 years 11 months ago
Multiple project wafers for medium-volume IC production
—Multi-project wafer (MPW) is commonly used for low-volume IC production. In this paper, we study whether it can be used for medium-volume production. Cost equations are develope...
Meng-Chiou Wu, Rung-Bin Lin
SC
2009
ACM
13 years 10 months ago
Comparative study of one-sided factorizations with multiple software packages on multi-core hardware
The emergence and continuing use of multi-core architectures require changes in the existing software and sometimes even a redesign of the established algorithms in order to take ...
Emmanuel Agullo, Bilel Hadri, Hatem Ltaief, Jack D...