Sciweavers

267 search results - page 3 / 54
» CHIPS: Custom Hardware Instruction Processor Synthesis
Sort
View
DAC
2001
ACM
14 years 6 months ago
Hardware/Software Instruction Set Configurability for System-on-Chip Processors
New application-focused system-on-chip platforms motivate new application-specific processors. Configurable and extensible processor architectures offer the efficiency of tuned lo...
Albert Wang, Earl Killian, Dror E. Maydan, Chris R...
MICRO
2003
IEEE
95views Hardware» more  MICRO 2003»
13 years 10 months ago
Processor Acceleration Through Automated Instruction Set Customization
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded appl...
Nathan Clark, Hongtao Zhong, Scott A. Mahlke
DFT
2006
IEEE
130views VLSI» more  DFT 2006»
13 years 11 months ago
Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream
Control flow checking (CFC) is a well known concurrent checking technique for ensuring that a program’s instruction execution sequence follows permissible paths. Almost all CFC...
Federico Rota, Shantanu Dutt, Sahithi Krishna
DATE
2009
IEEE
87views Hardware» more  DATE 2009»
13 years 9 months ago
Runtime reconfiguration of custom instructions for real-time embedded systems
This paper explores runtime reconfiguration of custom instructions in the context of multi-tasking real-time embedded systems. We propose a pseudo-polynomial time algorithm that mi...
Huynh Phung Huynh, Tulika Mitra