Sciweavers

8 search results - page 2 / 2
» Congestion Aware Layout Driven Logic Synthesis
Sort
View
INTEGRATION
2008
87views more  INTEGRATION 2008»
13 years 5 months ago
SafeResynth: A new technique for physical synthesis
Physical synthesis is a relatively young field in Electronic Design Automation. Many published optimizations for physical synthesis end up hurting the quality of the final design,...
Kai-Hui Chang, Igor L. Markov, Valeria Bertacco
GLVLSI
2000
IEEE
85views VLSI» more  GLVLSI 2000»
13 years 10 months ago
Fast and accurate estimation of floorplans in logic/high-level synthesis
In many applications such as high-level synthesis (HLS) and logic synthesis and possibly engineering change order (ECO) we would like to get fast and accurate estimations of diffe...
Kia Bazargan, Abhishek Ranjan, Majid Sarrafzadeh
ICCAD
2003
IEEE
117views Hardware» more  ICCAD 2003»
14 years 2 months ago
On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis
In the context of physical synthesis, large-scale standard-cell placement algorithms must facilitate incremental changes to layout, both local and global. In particular, flexible...
Saurabh N. Adya, Igor L. Markov, Paul Villarrubia