Sciweavers

77 search results - page 1 / 16
» Congestion prediction in early stages
Sort
View
SLIP
2005
ACM
13 years 10 months ago
Congestion prediction in early stages
Routability optimization has become a major concern in the physical design cycle of VLSI circuits. Due to the recent advances in VLSI technology, interconnect has become a dominan...
Chiu-Wing Sham, Evangeline F. Y. Young
GLVLSI
1999
IEEE
92views VLSI» more  GLVLSI 1999»
13 years 9 months ago
Fault Coverage Estimation for Early Stage of VLSI Design
This paper proposes a new fault coverage estimation model which can be used in the early stage of VLSI design. The fault coverage model is an exponentially decaying function with ...
Von-Kyoung Kim, Tom Chen, Mick Tegethoff
ASPDAC
2006
ACM
121views Hardware» more  ASPDAC 2006»
13 years 8 months ago
Efficient early stage resonance estimation techniques for C4 package
- In this paper, we study the relationship between C4 package resonance effects and logical switching timing correlations, which has not been thoroughly investigated in the past. W...
Jin Shi, Yici Cai, Sheldon X.-D. Tan, Xianlong Hon...
ASPDAC
2008
ACM
107views Hardware» more  ASPDAC 2008»
13 years 6 months ago
Full-chip thermal analysis for the early design stage via generalized integral transforms
The capability of predicting the temperature profile is critically important for timing estimation, leakage reduction, power estimation, hotspot avoidance and reliability concerns ...
Pei-Yu Huang, Chih-Kang Lin, Yu-Min Lee

Publication
420views
15 years 3 months ago
Adaptive Multilevel Early Congestion Notification
We propose Adaptive Multi-level ECN, a new TCP congestion scheme as an extension to Multi-level Explicit Congestion Notification (MECN). MECN algo- rithm allows network operators t...
A. Durresi, M. Sridharan, Raj Jain